


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)
Scholar All articles - Recent articles Results 1 - 10 of about 2,110 for circuit static timing analysis "error rate". (0.15 seconds)

Razor: a low-power pipeline based on circuit-level timing speculation - all 6 versions »

D Ernst, NS Kim, S Das, S Pant, R Rao, T Pham, C ... - Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual ..., 2003 - ieeexplore.ieee.org

... supply voltage is typically selected at design-time using corner analysis. ... Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation ...

Cited by 140 - Related Articles - Web Search - BL Direct

Trends and Challenges in VLSI Circuit Reliability - all 4 versions »

C Constantinescu - 2003 - doi.ieeecomputersociety.org

... decrease of failure rates for static random access ... showed that one VLSI circuit experienced clock ... These timing violations were responsible for multibit data ...

Cited by 90 - Related Articles - Web Search - BL Direct

An SEU analysis approach for error propagation in digital VLSI CMOSASICs - all 3 versions »

MP Baze, S Buchner, WG Bartholet, TA Dao - Nuclear Science, IEEE Transactions on, 1995 - ieeexplore.ieee.org

... in much the same way that logic and timing simulators are ... weak points in the design, and estimate the total circuit static bit error ... CAD circuit schematic 7-Y ...

Cited by 15 - Related Articles - Web Search - BL Direct

Fault list compaction through static timing analysis for efficient fault injection experiments - all 6 versions »

MS Reorda, M Violante - Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. ..., 2002 - ieeexplore.ieee.org

... SETs producing effects on the circuit outputs. If a more detailed analysis is required ... an approach that exploits simple static timing analysis of combinational ...

Cited by 7 - Related Articles - Web Search

Modeling the effect of technology trends on the soft error rate of combinational logic - all 13 versions »

P Shivakumar, M Kistler, SW Keckler, D Burger, L ... - Dependable Systems and Networks, 2002. DSN 2002. Proceedings ..., 2002 - ieeexplore.ieee.org

... Section 6 discusses the implications of our analysis and sim ... that it does not affect the result of the circuit. ... presented in this paper we use static NAND gates ...

Cited by 376 - Related Articles - Web Search

[PDF] The circuit and physical design of the POWER4 microprocessor - all 7 versions »

JD Warnock, JM Keay, J Petrovick, JG Clabes, CJ ... - IBM Journal of Research and Development, 2002 - csserver.evansville.edu

... behind the choice of a primarily static design style ... effects of coupled noise on chip timing and also ... Then the circuit design styles are discussed, including a ...

Cited by 72 - Related Articles - View as HTML - Web Search - BL Direct

Analysis of Single-Event Effects in Combinational Logic-Simulation of the AM2901 Bitslice Processor - all 4 versions »

LW Massengill, AE Baranski, DO Van Nort, J Meng, ... - IEEE Trans. on Nuclear Science, 2000 - ieeexplore.ieee.org

... the synthesized circuit contains over 1200 single-event ... among Functional Blocks Another static analysis that can ... dynamic path analysis or timing simulation is a ...

Cited by 46 - Related Articles - Web Search - BL Direct

A 30-MHz hybrid analog/digital clock recovery circuit in 2- μ mCMOS

B Kim, DN Helman, PR Gray - Solid-State Circuits, IEEE Journal of, 1990 - ieeexplore.ieee.org

... a second-order loop with zero static phase error ... KIM et al.: HYBRID ANALOG/DIGITAL CLOCK RECOVERY CIRCUIT ... A first-order analysis of thermal noise accumulation ...

Cited by 94 - Related Articles - Web Search

[Simulation of SEU transients in CMOS ICs - all 5 versions »](#)

N Kaul, BL Bhava, SE Kerns - Nuclear Science, IEEE Transactions on, 1991 - ieeexplore.ieee.org

... for predicting the vulnerability of MOS Static RAMS (SRAMs ... 3] and a combination of circuit-level analyses of ... 2. SEU ANALYSIS USING SITA Single ions intercepting ...

Cited by 29 - Related Articles - Web Search

[An optical analog-to-digital converter--Design and analysis - all 2 versions »](#)

H Taylor - Quantum Electronics, IEEE Journal of, 1979 - ieeexplore.ieee.org

... The amplified output of the rectifier circuit then drives the ... bit, with the exception of a static phase shift. ... The analysis consisted of a series of simulated ...

Cited by 86 - Related Articles - Web Search

Key authors: C Constantines... - D Ernst - P Shivakumar - H Meyr - N Kim

Gooooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2008 Google


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar All articles - Recent articles Results 1 - 10 of about 960 for circuit static timing analysis "failure rate". (0.33 seconds)

[Trends and Challenges in VLSI Circuit Reliability - all 4 versions »](#)

C Constantinescu - 2003 - doi.ieeecomputersociety.org

... decrease of failure rates for **static** random access ... showed that one VLSI circuit experienced clock ... These timing violations were responsible for multibit data ...

Cited by 90 - Related Articles - Web Search - BL Direct

[Fourteen ways to fool your synchronizer - all 9 versions »](#)

R Ginosar - Asynchronous Circuits and Systems, 2003. Proceedings. Ninth ..., 2003 - ieeexplore.ieee.org

... to guarantee the timing of the output of the combinational **circuit**. ... **Static timing analysis** would generate setup and hold violation warnings for every signal ...

Cited by 57 - Related Articles - Web Search

[Fault list compaction through static timing analysis for efficient fault injection experiments - all 6 versions »](#)

MS Reorda, M Violante - Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. ..., 2002 - ieeexplore.ieee.org

... SETs producing effects on the **circuit** outputs. If a more detailed **analysis** is required ...

an approach that exploits simple **static timing analysis** of combinational ...

Cited by 7 - Related Articles - Web Search

[Probabilistic simulation for reliability analysis of CMOS VLSI circuits - all 7 versions »](#)

FN Najm, R Burch, P Yang, IN Hajj - Computer-Aided Design of Integrated Circuits and Systems, ..., 1990 - ieeexplore.ieee.org

... what information about the current is needed for EM **analysis**. ... that can be applied

at the **circuit** inputs during ... therefore, to use a standard **timing simulator** to ...

Cited by 130 - Related Articles - Web Search

[\(ps\) Pattern-independent current estimation for reliability analysis of CMOS circuits - all 6 versions »](#)

R Burch, F Najm, P Yang, D Hocavar - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 1988 - eecg.utoronto.ca

... because it causes the worst **timing delay** and ... get the total expected current waveform

for the **circuit**. ... For **static** signal probabilities (as opposed to probability ...

Cited by 53 - Related Articles - View as HTML - Web Search

[Estimation of maximum current envelope for power bus analysis and design](#)

S Bobba, IN Hajj - Proceedings of the 1998 International symposium on Physical ..., 1998 - portal.acm.org

... it dramatically increases the failure rate of interconnects ... can be obtained by performing

a **static timing analysis**. ... controlled syn-chronous **circuit** switch at ...

Cited by 26 - Related Articles - Web Search

[Impact of deep submicron technology on dependability of VLSI circuits - all 8 versions »](#)

C Constantinescu - Dependable Systems and Networks, 2002. Proceedings. ..., 2002 - ieeexplore.ieee.org

... faults for CMOS microprocessors and **static** and dynamic ... **analysis** showed that a VLSI

circuit experienced clock ... These timing violations were responsible for multi ...

Cited by 81 - Related Articles - Web Search

[Method for evaluating the timing of digital machines with statistical variability in their delays - all 3 versions »](#)

WE Donath, RB Hitchcock, JP Soreff - US Patent 5,365,463, 1994 - freepatentsonline.com

... delay spreads peculiar to each **circuit** type ... A further **analysis** is then required to

find ... specifications only provide improvement over **static timing** techniques at ...

Cited by 26 - Related Articles - Cached - Web Search

[RAPPID: An asynchronous instruction length decoder - all 19 versions »](#)

S Rotem, K Stevens, R Ginosar, P Beerel, C Myers, ... - Proc. International Symposium on Advanced Research in ..., 1999 - doi.ieeecs.org

... self-timed circuits using any future circuit or implementation ... The design uses static and domino gates from ... to noise on control lines, timing verification, and ...

Cited by 62 - Related Articles - Web Search

Statistical analysis of timing rules for high-speed synchronousVLSI systems - all 4 versions »

CS Li, KN Sivarajan, DG Messerschmitt, IBM TJWRC ... - Very Large Scale Integration (VLSI) Systems, IEEE ..., 1999 - ieeexplore.ieee.org ... environment in which there is no circuit noise or ... 1) Conventional Pipelining: In this scheme, the timing constraint in ... to T0 t setup static j ; static ...

Cited by 5 - Related Articles - Web Search - BL Direct

Key authors: **C Constantines...** - **F Najm** - **R Burch** - **R Ginosar** - **P Yang**

Gooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2008 Google

Web Images Maps News Shopping Gmail more ▾

Google

static timing analysis percentage timing violation path corner (stability OR reliability)

Advanced Search
Preferences

Web Results 1 - 10 of about 264,000 for static timing analysis percentage timing violation path corner (stability OR reliability) (0.09 seconds)

Performance and Reliability Verification of C6201/C6701 Digital ...

most unique hold time violations yet Max-R corner produced. some unique violations that ... static timing analysis eliminated a number of false paths due to ...
doi.ieeecomputersociety.org/10.1109/MM.2003.1225959 - [Similar pages](#)

Trends and Challenges in VLSI Circuit Reliability

Failure analysis showed that one VLSI circuit experienced clock failures and setup or hold time violations. These timing violations were responsible for ...
doi.ieeecomputersociety.org/10.1109/MM.2003.1225959 - [Similar pages](#)
[More results from doi.ieeecomputersociety.org](#) »

ASIC-System On Chip (SoC)-VLSI Design: Process-Voltage-Temperature ...

Process-Voltage-Temperature (PVT) Variations and Static Timing Analysis ... at least as fast as predicted and will not suffer from hold-time violations. ...
asrc-soc.blogspot.com/2008/03/process-variations-and-static-timing.html - 108k - Cached - [Similar pages](#)

Voltage-Aware Static Timing Analysis

Abstract—Static timing analysis (STA) techniques allow a designer to check the timing of a circuit at different process corners, ...
ieeexplore.ieee.org/xel/5143/35285/01677698.pdf?tp=&isnumber=5&number=1677698 - [Similar pages](#)

Timing window applications in ultrasparc-iii tm microprocessor ...

Max Edge - Switching Time. Min Edge - Switching Time. Timing Window File. Static Timing Analysis. Noise Violation List. Noise Analysis Results ...
ieeexplore.ieee.org/xel/5166/24311/01106764.pdf - [Similar pages](#)
[More results from ieeexplore.ieee.org](#) »

Printed Circuit Design & Fab - Timing Analysis Principles for ...

In static timing analysis, signal paths are ascertained by tracing the design ... and detect several types of timing violations including setup and hold, ...
pcddif.com/lms/content/view/280/95/ - 61k - Cached - [Similar pages](#)

[PDF] Statistical Timing Analysis of Flip-flops Considering Codependent ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)
May 4, 2008 ... variations increases, corner-based static timing analysis (STA) ... verification and to precisely determine timing violations, the ...
atrik.usc.edu/~massoud/Papers/stat-CSHT-characterization-gisvis08.pdf - [Similar pages](#)

Method and apparatus for the analysis and optimization of ...

After timing analysis, the design can be queried for worst timing violations or other performance data. A query could be for a specific corner mode ...
www.patentstorm.us/patents/7092838-description.html - 48k - Cached - [Similar pages](#)

Reliability Issues in Deep Deep Submicron Technologies: Time ...

manner. Static timing analysis (STA) which computes the critical path delays ... since no synchronization boundaries exist to create timing violations. ...
www.springerlink.com/index/u325807nu4rm2739.pdf - [Similar pages](#)

[PDF] OPTIMALITY AND STABILITY STUDY OF TIMING-DRIVEN PLACEMENT ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)
place. (i) The original mapped netlist is placed on the FPGA device. (ii) Static timing analysis is performed on the placed circuit. The longest path delay ...
cadlab.cs.ucla.edu/~michaelp/peko.pdf - [Similar pages](#)

1 2 3 4 5 6 7 8 9 10 [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

©2008 Google - [Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

Google

static timing simulation mode corner exhausted

Search

[Advanced Search](#)
[Preferences](#)

Web

Results 1 - 10 of about 53,700 for static timing simulation mode corner exhausted (0.09 seconds)

EETimes.com - Variability upends designers' plans

"Exhaustive corner analysis is exhausting," said Chandu Visweswarah, ... transition from gate-level timing simulation to static timing analysis before it ...

www.eetimes.com/showArticle.jhtml?articleID=174301075 - 54k - Cached - [Similar pages](#)

A Holistic Parallel and Hierarchical Approach towards Design-For-Test

static timing analysis of the design and dynamic timing, simulation patterns and 3 simulation corners on an average for each. type of pattern. ...

doi.ieeecomputersociety.org/10.1109/ITC.2004.15 - [Similar pages](#)

A Framework for Distributed and HierarchicalDesign-For-Test

timing simulation. The design team integrates these tools into a circuit blocks, the effort involved in static timing analysis can be ...

ieeexplore.ieee.org/iel5/9501/30140/01383324.pdf?arnumber=1383324 - [Similar pages](#)

On Power-profiling and Pattern Generation for Power-safe Scan Tests

lumped gate delay model is used for performing timing-based hazard analysis. The earliest and the latest expected signal arrival times, obtained by Static ...

ieeexplore.ieee.org/iel5/4211748/4211749/04211853.pdf?isnumber=4211749&prod=CNF&arnumber=4211853...
- [Similar pages](#)

[More results from ieeexplore.ieee.org »](#)

DeepChip: ESNUG Post 0322: > John, I was looking through some of ...

It is actually a pretty powerful static timing analyser that doesn't need mechanism - Automatic generation of simulation model together with a ready ...

www.deepchip.com/posts/0322.html - 57k - Cached - [Similar pages](#)

[PDF] A heat transfer simulation model for wildfire spread

File Format: PDF/Adobe Acrobat - [View as HTML](#)

The simulation consists of an initialisation phase, where static patch data ... fuel in a patch is exhausted and no further burning events occur for that ...

people.csse.uwa.edu.au/paulj/Portugal_full_paper.pdf - [Similar pages](#)

[PDF] AUTOMATIC TECHNIQUES FOR MODELING IMPACT OF SUB-WAVELENGTH ...

File Format: PDF/Adobe Acrobat

A unified non-rectangular device and circuit simulation model was mismatch modeling mechanisms and statistical static timing simulation techniques ...

scholarworks.umass.edu/cgi/viewcontent.cgi?article=1119&context=theses - [Similar pages](#)

DAC'98 Abstracts

As functional failures due to noise really a problem in a static CMOS design ? Session 28: Interconnect

Modeling and Timing Simulation ...

www.sigda.org/Archives/ProceedingArchives/Dac/Dac98/papers/1998/dac98/htmfiles/sun_sg/dacabs.htm - 187k
- Cached - [Similar pages](#)

[PDF] [Roadside Inspection Program](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#).

12000 inspections per year using Acceleration Simulation Mode (ASM) test equipment. ... count until the total vehicle population is exhausted. ...

www.epa.gov/otaq/regs/im/roadside.pdf - [Similar pages](#)

Context-sensitive constraint driven uniquification and ...

The method of claim 5, wherein said constraint for **timing** of said cell comprises circuit topology, model extraction technology, transistor simulation ...

www.freepatentsonline.com/6782514.html - 67k - [Cached](#) - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

©2008 Google - [Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)